Innovative failure analysis solutions for advanced packaging

Importance of the topic

The evolution of semiconductor packaging toward 2.5D/3D integration, fan-out wafer-level packaging and heterogeneous chiplet assemblies has enabled dramatic gains in performance, power efficiency and functional density for AI, 5G, HPC and mobile systems. These architectures, however, introduce complex multi-material stacks and buried interconnects that create new, often subtle failure modes. Robust failure analysis (FA) is therefore essential to identify root causes, improve yield, guarantee field reliability (especially for automotive/aerospace), and accelerate time-to-market for advanced packages.

Objectives and scope of the white paper

This white paper surveys failure mechanisms characteristic of advanced packaging and reviews modern FA tools and workflows. Its aims are to: summarize common failure modes (electromigration, delamination, TSV stress, solder fatigue, warpage), compare non-destructive and destructive FA techniques, present multi-level FA workflows (wafer, die, device), and highlight automation and software that accelerate diagnosis and root-cause analysis.

Methodology and analytical techniques

The review groups methods into non-destructive and destructive approaches and emphasizes multi-modal FA to cover the trade-offs between resolution, penetration depth and throughput.

Non-destructive techniques:

• X-ray computed tomography (XCT): 3D imaging of voids, solder joints, TSVs and underfill. Micro-CT (~1 µm) and nano-CT (<100 nm) provide different resolution–penetration trade-offs; dual-energy XCT aids material differentiation. Limitations include beam hardening artifacts, low contrast for low-Z materials, and challenges imaging ultra-dense logic at sub-5 nm nodes.
• Scanning acoustic microscopy (SAM): Ultrasonic imaging for delamination, voids and bond integrity. Frequency-dependent resolution from ~0.5 µm (UHR-SAM) to tens of microns; better for polymer/adhesive defects and near-surface interrogation but limited in metal-dense regions and deeper buried layers at very high frequencies.
• Lock-in thermography (LIT): Active thermal excitation with phase-sensitive IR detection to find hotspots from electromigration, shorts and resistive defects. Spatial resolution depends on thermal diffusion length and modulation frequency; excels at locating active electrical faults but offers limited structural detail in metal-rich areas.

Destructive / high-resolution techniques:

• DualBeam FIB-SEM: Site-specific milling and cross-section imaging for 3D reconstruction of buried interfaces, combined with EDS/EBSD for elemental and crystallographic information. Excellent for targeted delayering and defect exposure.
• Transmission electron microscopy (TEM / (S)TEM): Atomic-scale imaging and EDS mapping for intermetallic compounds (IMCs), nanoscale voids, crack nuclei and phase identification. 3D TEM tomography and in-situ TEM enable observation of crack propagation and IMC evolution under stress.

Trade-offs and combined approaches:

• No single method covers all needs; XCT provides package-level context, SAM and LIT detect mechanical and thermal faults, while FIB-SEM/TEM deliver nanoscale identification. FA workflows therefore combine techniques to localize, expose and characterize defects.
• The paper highlights resolution vs penetration vs throughput constraints (e.g., nano-CT time cost vs micro-CT throughput), and the particular difficulty of imaging sub-10 nm interconnects in advanced logic.

Instrumentation used

The white paper emphasizes an integrated toolset (many Thermo Scientific systems are used as examples):

• Thermo Scientific ELITE System (wafer-level 3D thermal fault localization and high-throughput inspection)
• Thermo Scientific Apreo ChemiSEM System (high-resolution SEM with rapid elemental analysis)
• Thermo Scientific Helios 5/Helios 5 Hydra PFIB-SEM and Helios 6 HD FIB-SEM (site-specific delayering, 3D FIB-SEM tomography, precision cross-sectioning)
• Thermo Scientific Talos F200S G2 (S)TEM and Spectra (S)TEM (atomic-resolution imaging, tomography and EDS mapping)
• Software and automation: Avizo (3D visualization and data integration), AutoTEM (automated TEM sample prep), iFast (automated FIB-SEM workflows), Hyperion II, Meridian EX, nProber IV and Metrios for probing and metrology

Main results and discussion

Primary failure mechanisms and key observations summarized in the paper:

• Electromigration (EM): High current densities in microbumps, RDLs and hybrid-bond interconnects produce atom migration, void formation and open/short failures; EM accelerates resistance growth and impacts timing and power integrity.
• CTE mismatch, warpage and die cracking: Multi-material stacks produce thermo-mechanical stress during reflow and temperature cycling, causing delamination, substrate/substrate separation, and die cracking—especially in large FOWLP and heterogeneous chiplet assemblies.
• Solder joint fatigue and whisker growth: Thermal cycling and lead-free solders increase risk of fatigue cracks and tin-whisker induced shorts, affecting flip-chip and BGA interconnect reliability.
• TSV-induced stress: TSVs create localized silicon stress that can shift transistor mobility and impact electrical behavior, requiring stress-mitigation design and material choices.
• Underfill voiding and delamination: Voids reduce mechanical support and thermal conduction, leading to hotspots and progressive interconnect degradation.

Metrology challenges and technique-specific insights:

• Table 1 comparison (summarized): LIT is best for thermal hotspots and active defects with lateral resolution ~5–10 µm (can reach sub-µm with optics) but limited structural detail in metal-rich areas; XCT offers 3D imaging and deep penetration (nano-CT <100 nm, micro-CT ~1 µm) but struggles with low-Z contrast and beam-hardening artifacts; SAM excels for polymer/adhesive defects and delamination with frequency-tunable resolution down to sub-micron but limited for deep metal-dense features.
• Effective FA requires combining localization (ELITE/thermal, acoustic, or X-ray), targeted delayering (FIB-SEM), and nanoscale characterization (TEM), supported by automated software to speed throughput and ensure reproducibility.

Benefits and practical applications

Applying a multi-level, multi-modal FA workflow yields practical benefits:

• Faster root-cause identification reduces scrap and accelerates process corrections, improving yield and lowering manufacturing cost.
• Comprehensive FA supports qualification of new materials and bonding methods (e.g., hybrid bonding), enabling deployment of HBM stacks, chiplets and heterogeneous modules for AI/HPC.
• Automated sample preparation and analysis (AutoTEM, iFast) reduce human variability and turnaround time for TEM-level characterization, which is critical during ramp-up to high-volume manufacturing.
• Improved reliability assessment benefits safety-critical markets (automotive, aerospace) by providing evidence-based mitigation strategies (material selection, underfill improvements, solder formulations, stress-relief design).

Future trends and opportunities

Emerging directions and technological opportunities identified in the white paper include:

• AI and machine-learning-driven FA for automated defect detection, prioritization and root-cause correlation across modalities (XCT, SAM, SEM, TEM).
• Higher-throughput, higher-resolution XCT (faster nano-CT) and improved beam-hardening correction methods to better resolve dense logic stacks.
• In-situ and operando FA (thermal/electrical biasing during TEM or SEM/FIB experiments) to observe real-time failure propagation.
• Data fusion and advanced visualization (3D model integration via Avizo) to link package-level anomalies to nanoscale failure features.
• Materials innovation and process controls to mitigate CTE mismatch and TSV stress—plus improved underfill formulations to reduce voiding and delamination.
• Continued development of automated and metrology-integrated workflows to meet HVM demands while retaining nanoscale investigative capability.

Conclusion

Advanced packaging unlocks system-level performance gains but simultaneously creates layered, multi-physics reliability challenges. Effective failure analysis for these platforms demands an integrated, staged approach that combines non-destructive localization (XCT, SAM, LIT), precision delayering (FIB-SEM), and atomic-scale identification (TEM), supported by automation and advanced software for data integration. Adopting multi-modal FA workflows and leveraging AI-driven analytics will be key to sustaining yield, reliability and rapid commercialization of next-generation heterogeneous packages.

References

1. L. Tummala, Fundamentals of Microsystems Packaging, McGraw-Hill, 2001.
2. R. Black, Microelectronics Packaging Handbook, Springer, 1997.
3. J. Lau, Ball Grid Array Technology, McGraw-Hill, 1995.
4. C. Lee et al., Flip Chip Technology Roadmap, IEEE Trans. Components and Packaging Technologies, 1999.
5. Yole Développement, WLP Market Report, 2008.
6. P. Garrou, Wafer Level Chip Scale Packaging, Springer, 2010.
7. B. Swinnen et al., 3D Integration Using TSVs: A Game Changer, Proc. IEEE ISSCC, 2010.
8. S. Ramaswami, 2.5D & 3D Packaging: The Future of High-Performance Computing, Proc. IEEE ECTC, 2016.
9. M. Bohr, A New Era of Scaling: From Moore’s Law to Chiplets, Proc. IEEE VLSI Symp., 2020.
10. H. Iyer, Hybrid Bonding and the Future of 3D Integration, IEEE Trans. Adv. Packaging, 2021.
11. S. Ramaswami, Advanced Packaging Technologies for Next-Generation Electronics, IEEE Trans. Components, Packaging, and Manufacturing Technology, 2020.
12. L. Tummala, Heterogeneous Integration and 3D Packaging: A Path Forward for More-Than-Moore Scaling, J. Microelectronics and Electronic Packaging, 2018.
13. J. Gambino, R. Prasad, and X. Zhang, High-Bandwidth Memory and the Evolution of 3D Integration, Microelectronics J., 2021.
14. H. Iyer and K. Saraswat, Reliability Challenges in Advanced Packaging: Interconnect Scaling and Stress Management, Proc. Int. Conf. Semiconductor Reliability, 2019.
15. S. Kim et al., Analysis of Metal Shorts in Advanced CMOS Technology, IEEE Trans. Electron Devices, 2020.
16. R. Smith et al., Failure Analysis of Bridging Defects in Sub-7nm Nodes, J. Semiconductor Manufacturing, 2021.
17. T. Wang et al., Impact of Particle Contamination in Lithography Process, Proc. SPIE Lithography Conf., 2019.
18. K. Lee et al., Silicon Crack Formation in Wafer-Level Packaging, IEEE Trans. Reliability, 2018.
19. Y. Chen et al., Barrier Layer Integrity in Cu Interconnects, Microelectronics J., 2022.
20. P. Zhang et al., Metal Short Detection in Advanced Packaging, Proc. IEEE ECTC, 2020.
21. J. Wu et al., Micro-Bump Reliability in 2.5D and 3D ICs, IEEE Trans. Components, 2019.
22. H. Patel et al., Contamination-Induced Failures in BGA Packaging, J. Microelectronics, 2021.
23. A. Singh et al., Thermal Stress-Induced BGA Shorts, Proc. IEEE IRPS, 2020.
24. L. Tan et al., Failure Analysis of TSV Structures in 3D Packaging, Proc. IEEE EPTC, 2022.
25. M. Zhao et al., Trace Crack Propagation in Redistribution Layers, J. Electron. Mater., 2021.
26. C. Huang et al., High-Precision Metrology for HBM Stacking, Proc. SPIE Advanced Metrology, 2020.
27. R. Kumar et al., TSV Profiling using SEM and FIB Techniques, IEEE Trans. Packaging, 2019.
28. D. Li et al., Phase Analysis of Solder Joints in Advanced IC Packaging, Microelectronics Reliability, 2022.
29. J. Park et al., 3D Simulation and Modeling of Advanced Packaging Structures, Proc. IEEE ECTC, 2021.
30. J. Liu, Electromigration in Advanced Packaging, IEEE Trans. Device and Materials Reliability, 2020.
31. H. Iyer, CTE Mismatch and Reliability in 3D ICs, IEEE Trans. Adv. Packaging, 2021.
32. P. Garrou, Fan-Out Packaging Warpage Challenges, Proc. IEEE ECTC, 2019.
33. B. Swinnen et al., Reliability of Hybrid Bonding in 3D Integration, Proc. IEEE ISSCC, 2022.
34. S. Ramaswami, Solder Joint Reliability in Fan-Out Packaging, IEEE Trans. Electron. Packaging, 2020.
35. B. Swinnen et al., TSV Stress Effects in 3D-ICs, IEEE Trans. Device and Materials Reliability, 2018.
36. Yole Développement, Underfill Materials in Advanced Packaging, 2021.
37. M. Bohr, Signal Integrity Challenges in Chiplets and 2.5D Integration, Proc. IEEE VLSI Symp., 2020.
38. Y. Wang et al., X-ray Computed Tomography in Semiconductor Packaging Inspection, IEEE Trans. Components, Packaging, and Manufacturing Technology, vol. 12, no. 4, pp. 675-685, 2023.
39. A. Lee et al., Nano-CT for Advanced Packaging: Capabilities and Challenges, J. Microelectronics and Packaging, vol. 17, no. 3, pp. 45-56, 2022.
40. M. Tanaka et al., Limitations of X-ray Imaging for High-Density Logic Chips, Proc. IEEE Int. Symp. Semiconductor Failure Analysis, 2021.
41. T. Zhang et al., Dual-Energy X-ray CT for Material Characterization in Semiconductor Packaging, Appl. Phys. Lett., vol. 119, no. 8, 2021.
42. P. Chen et al., Beam Hardening Correction Techniques in X-ray CT for Electronics Packaging, Microelectronics Reliability, vol. 126, 2022.
43. K. Nakamura et al., X-ray Diffraction Artifacts in High-Density Semiconductor Interconnects, J. Electron. Mater., vol. 51, no. 2, pp. 312-320, 2022.
44. J. Park et al., Balancing Scan Speed and Resolution in X-ray Nano-CT for Semiconductor Metrology, IEEE Trans. Instrum. Meas., vol. 70, 2021.
45. R. Liu et al., Comparing X-ray CT and Electron Microscopy for Defect Inspection in 5nm Logic Chips, Proc. Int. Conf. Advanced Packaging, 2023.
46. N. G. Orji et al., Metrology for the Next Generation of Semiconductor Devices, Nature Electron., vol. 1, no. 9, pp. 532-547, 2018.
47. J. Li et al., Advanced Failure Analysis Techniques for Advanced Packaging, IEEE Trans. Device and Materials Reliability, vol. 22, no. 3, pp. 471-478, 2022.
48. L. A. Giannuzzi and F. A. Stevie, Introduction to Focused Ion Beams, Springer, 2004.
49. M. Reiche et al., Application of FIB/SEM for the Failure Analysis of Microelectronic Devices, Microelectronics Reliability, vol. 44, no. 9-11, pp. 1303-1309, 2004.
50. K. Mori et al., Characterization of Advanced Semiconductor Packaging Using TEM, Microscopy and Microanalysis, 2015.
51. L. Yu et al., TEM Investigation of Solder Interconnects and Intermetallic Compounds in Advanced Packaging, Mater. Sci. Eng. R Rep., 2019.
52. S. Saito et al., Atomic-Scale Observations of Crack Propagation and Delamination in Advanced Packaging Materials Using TEM, J. Mater. Sci., 2016.
53. S. Venkatesh et al., Elemental Analysis and Failure Mechanisms of Solder Joints Using TEM-EDS, J. Electron. Mater., 2017.
54. K. Park et al., 3D TEM Tomography for Characterizing Failure Mechanisms in Advanced Packaging, Microsc. Res. Tech., 2020.
55. Z. Wu et al., In-Situ TEM Observation of Crack Propagation in Flip-Chip Solder Joints, IEEE Trans. Device Mater. Reliab., 2018.